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data related to tha distribution of the occurrence of a 
Another object of the invention is the provision of a 
relatively simple system for receiving and producing data 
Yet another object is the provision of a relatively com- 
pact sys:em capable of recording the number of events 
Filed June 21, 1965, Ser. No. 466,875 observed during each of a plurality of periods in\a novel 
arrangement requiring a minimum amount of recording 14 Claims. (61. 340-172.5) 
Still a further object of the invention is the provision 
of a simple system for compressing data related to the S ~ A C ~  QF THE DHSCLQS 
A data compressor which includes a counter to pro- Occurrence of events observed during each of a plurality 
kide a number or count at the end of each of Y abserva- of periods and for providing a minimal amount of data 
tion periods which represents the number of observed 15 from which a satisfactory histogram of the events can be 
events which cannot exceed X. A binary type serial mem- produced. 
ory which stores X consecutive ones, followed by Y con- These and other objects of the invention are achieved 
secuiive zeroes is read out at the end of each period. When bY providing a relatively simple system which includes 
the number of ones which are read Out equals the num- mainly counters, Comparing circuits and a serial memory 
ber of observed events a zero i s  inserted among the ones. 20 unit which are controled by a master control stage. The 
Thus at the end of the Y periods, the Y zeroes are dis- system is Very compact and relatively light thus adapting 
persed among the X ones, with the number of ones pre- it for use in space exploration. Also the system can be 
ceding each zero representing the number of events ob- operated to record all the data necessary for the forma- 
served during a different period. tion of the histogram, Le. the number of events observed 
25 during each period and the number of observation periods, 
but transmits only a minimal amount of data from which 
a most satisfactory histogram may be produced. 
The system incorporates a novel arrangement for re- 
The invention described herein was made ia & p ~ -  cording all the observed data in a serial memory unit 
formance of work under a NASA contract and is subject 30 which comprises a multibit circulating delay line. The 
to the provisions of Section 305 of the National Aero- novel use of the line in a manner to be explained hereafter 
nautics and Space Act of 1958, Public Law 85-568 (72 in detail greatly reduces the size of the recording or mem- 
Stat. 435; 42 USC 2457). ory unit which would have had to be used with prior 
The present invention relates to a data compression art storage or recording techniques. When the system of 
system and more particularly to improvements therein. 35 the invention is used in a space vehicle, any complex 
Generdly, when information is desired about the dis- arithmetic units and/or stored computer programs neces- 
tribution of the occurrence of events, an experimental dis- sary to produce the histogram received from the system 
tribuiion or histogram is produced by storing or recording may be bcated at a remote ground location so that only 
the number of events which are observed during each of a minimum amount of equipment need be placed aboard 
a sufficiently large number of observation periods. The 40 the vehicle. 
histogram is basically a graph wherein the number of The novel features that are considered characteristic 
events occurring during each observation period is plotted of this invention are set forth with particularity in the 
against the number of periods during which the same num- appended claims. The invention itself both as to its or- 
ber of events were observed. ganization and method of operation, as well as additional 
In order to produce a meaningful histogram, the num- 45 objects and advantages thereof, will best be understood 
ber of observation periods is generally quite large and if frmn the following. description when read in connection 
the maximum number of events which may occur during with the accompanying drawings, in which: 
each period is similarly large, a great amount of data FIGURE 1 is a histogram curve useful in explaining 
must be recorded. Also ai system must be devised to re- the Present invention; 
produce the data in order to produce the histogram from 50 FIGURE 2 is a block diagram of the data compression 
which the information about the distribution of the oc- system of the present invention; 
currences of events may be derived. Such a system with FIGURES 3 ( a )  through 3 ( h )  are waveform diagrams 
sufficient storage capacity and readout capabilities would useful in explaining the operation of the memory stage 
be extremely complex and quite large and expensive. shown in FIGURE 2; 
FIGURE 4 is a block diagra.n of the control circuitry 
built with presently known techniques are pnrticularly dis- of the memory stage: 
advantageous for use in space vehicles in which the avail- FIGURE 5 is a block diagram of the mode control 
able space is limited. Also, the complexity of the system circuit included in the control stage of FIGURE 2; 
increases the possibility of malfunctioning which often FIGURE 6 is a block ciingram of olher circuitry in- 
cannot be corrected in a vehicle traveling in space, In ad- *' eluded In the control stage; and 
dition, one of the major drawbacks of using N sybtem FIQURP. 7 i N  a block diagram of display means which 
built by prior art techniques in a space vehicle is that a can be used with the data compression system of the 
great amount of data would have to be transmitted fioin present invention. 
the vehicle to the ground in order to produce the desired The novel teachings of the present invention will here- 
histogram. Since, in space investigation transmitting chan- after be explained in conjunction with a specific example. 
ne13 must be apportioned among various systems used to For explanatory purposes, it is assumed that the system 
gather and analyze various types of data, the need to send is designed to observe the number of events such as the 
a large amount of data to' produce a histogram is most number of particles received during each of 1024 periods 
undesirable. each period being one second in length. It is further as- 
Accordingly, it is an object of the present invention to sumed that the maximum expected number of palticles 
provide a novel system for recording and reading out which may be received at any one second geriod does 
3,369,222 
DATA, ~ Q M ~ ~ E § § Q  plurality of events. 
ebb, Administrator of 
nautirs m d  Spslce  ad^^^^ with respect to rn 
invention of Edward 6. Posner, Altadena, Idsidore K i n -  5 to provide a histogram. 
berger, Pasadena, Tage 0. Anderson, A r c a h ,  and 
Warren A. Lushbaugh, Los Angeles, Calif. 
10 capacity. 
Origin of invention 
The complexity and size of a system which could be '' 
3,369,2 
not exceed 255. One exa of a histogram or experi- d that the four quantiles 
1 to which reference is made herein. The abscissa repre- than that used if data were transmitted in the form of 
sents the number of particles counted in one second, and 1024 %bit words. An error in one of the 1024 words 
the ordinate designates the number of times a certain 5 would not be serious since it would be averaged out with 
number of particles were c3unted. Thus, the histogram the other 1023 words. However, an error in one out of 
may be thought of as comIjrising 256 vertical bars (in- four quantiles would greatly affect the value of the re- 
eluding a bar for zero particles per second). The height ceived information. The signal-to-noise ratio when trans- 
of each bar represents the number of times a Zertain mitting the quantiles can be greatly improved by doubling 
umber of particles were counted. For example, bars 12, the transmission time per quantile bit. Since each qUantik 
4 and 16 represent that fifteen, twenty-one and twenty- is transmitted as an 8-bit word and each bit can be re- 
ur particles per second were counted eight, two hundred garded as a double bit for transmission purposes, each 
quantile can be though of as requiring 16 bits. Since there 
I t  should be appreciated that if conventional binary are four quantiles, 64 bits need be transmitted every 
data recording techniques were-used, an &bit word is 15 1024 seconds as compared with 8192 bits when 1024 8-bit 
required to store the particles received in any given set- words are transmitted. Thus, by transmitting four quantiles 
and, it being assumed that the number of particles will a data compression ratio Of 8192/64 or 128 to 1 is ob- 
not be more than 255. Since the sampling is taken over tained. 
1024 seconds, 8192 bits of storage data would be required The data compression by transmitting four quantiles 
every 1024 seconds. Furthermore, if a conventional SYS- 20 instead of 1024 numbers would be Of little value if the 
tern Were placed aboard a space vehicle, a portion of reliability Of the information acquired (from the four 
the transmission channel thereof would have to be allo- quantiles) were propofiional to the ratio of the number 
cat& to the system that during every 1024 seconds, Of qUantikS used to the total number Of observations. 
8192 bits of stored data are transmitted to the ground. However, it has been found that this is not the case. From since in a space vehicle, many experiments are being 25 statistical studies and comparisons made on data derived 
performed simultaneously and the same communication from a relatively small number of quantiles (2 to 20) and 
channel is used to transmit the results of all the experi- that derived from all the sampled data (such as the 1024 
it is most desirable to limit the total number of numbers), it has been found that a high efficiency of esti- 
results that need be transmitted from each experiment mate can be derived from the quantile data. The efficiency 
without affecting the usefulness of the received results. 30 of an estimate is defined as the ratio of variance of the 
best estimate using all the sample values to the variance From statistical studies and analysis in conjunction of the estimate wing quantiles. For example, let us with deriving information on a parent distribution of that a parent population (such as particles received Over 
events such as particles, it has been found that meaning- 1024 second period) is normally distributed with an 
ful information can be derived by using only a portion 35 unknown mean and standard deviation Q. It has been 
Of the data which is to a found that by properly choosing relatively few quantiies tional histogram. Basically, according to the teachings such as to 20, eficiencies of the derived mean of the invention, the data necessary to form a histogram, range as high as o.99 and in the caSe of the standard i.e. the number of particles received during each of 1024, deviation, as high as o.98. Thus, it should be appreciated is gathered and recorded in a manner to be de- 40 that by transmitting only a selected number of quantiles, scribed hereafter. However, when the system is in a space a substantial compression of data can be accomplished 
vehicle instead of transmitting 1024 8-bit words, the sys- without reducing efficiency of estimates which can 
number of samplings with the number of particles counted ed data retains the reduction in uncertainty which ac- 
companies a large sample. per second. 
Reference is now made to FIGURE 2 which is a sim- 
tice did not exceed four in number, have been found to plified block diagram of one embodiment of the system 
be sufficient to provide the desired information as if of the present invention. The system incluJes an input 
almost all the 1024 &bit words were received. Each Of stage 100, an output stage 120, a memory stage 140, and 
the selected numbers, hereafter referred to as a ¶Uantile a control stage 15@ which controls the operation of the 
may be defined as a number Q representing a count Of 5o other three stages. 
Q particles per second such that loop percent of the The input stage 100 includes an input counter 105 
number of observations, contained Q or less particles, P which counts the number of input signals received from 
being the order of the quantile. When four numbers Or a detector 108. The detector I08 is assumed to  detect or 
quantiles are to be derived, four P numbers paired about sense the occurrence of an event such as the reception of 
the value 0.500 are determined. The latter four numbers, 66 a particle and produce a signal in response thereto. Thus, 
such as 0.067, 0.291, 0.709, and 0.933 multiplied indi- counter 605 counts the number of events detected by de- 
vidually by the total number of sampling periods 1024 tector 108. Since, 88 previously assumed, the maximum 
yield four vt~lues r 1 ~ 6 9 ,  ra=298, r v d 2 6  and r ~ 9 5 5 .  number of expected evenb'per second is 255, the counter 
.'he first quanlile is a number or count, such that during 105 is an &bit binary counter. 
ench of 69 of thc 1024 scconcts, the numbcr Of PnrtiCle8 60 When the aystcm itr operated in tile s:tmple mcjtlc, nnmc- 
counled iu  rCllld f0 Or 8ftrnllW thrln lho quantile. HOl* ly, when the t11j1nbcr of p;irliclpg pccivctl  d,jring c2,c~I 
exiunplo, ict tho histogrirm of fIOURf! 1, the number liecond h recorded, the control ataye 150 rcsctrl the input 
edjacrnt the top of each bur represents tho number of counter 10s at the end o f  each observation second. The 
periods that the same count was observed. Thm, it is same reset pulse or signal is also used to energize a trans- 
seen that the first quantile is 17 since during each of 69 u5 fer stage 115 to transfer the count accumulated in  counter 
seconds, 17 or fewer particks Were observed per second. 105 during the previous second to an 8-bit hold counter 
Similarly, the second quantile (for r2=298) is 20 since or register 110. The transfer of the count is si111ilar to 
during at least each of 298 (actually 320) seconds, 20 the transfer of data from one register to another which is 
or fewer particles were recorded. The third and fourth well known in the art. Thereafter, counter 105 starts 
Yantiles (for r3=755 and r4=985) are 22 and 26 re- 70 counting the number of pulses received during a subse- 
spectivel y. quent second of observation. For explanatory purposes, 
Since the largest number of a quantile is 256, each lct it be assumcd that the count tr:insferred to hold corintcr 
quantile can be transmitted 85 an %bit word. Thus, the 110 is fifteen indicating thnl during thc previous ~ c c t i i i &  
four quantileq can be transmitted with 32 bits evcry fifteen particles were detected by detector 108. 
1024 seconds. 76 During the sample mode, the control stage 
It should be apprepic 
r&ptal distribution of the icles is shown in FIGURE should be transmitted with a higher signal-to-noi.se ratio 
sixty and sixty-four times respectively. 
brovides only numbers which the be derived from the compressed data, since the compress- 
Thcse numbers which in one actual reduction to Prac- 45 
tuates the memory stage 
and supply pulses to  an ad 
to continuously circulate after the last 256th one is etwted. Then the first zero 
counter 125. The memory is removed and the recirculation of the unit is completed. 
comprises a circulating memory control circuit represents the information stored in the 
to control the operation of a circulating memory at such time. As seen, FIGURES 3 ( a )  
Basically, the memory unit 148 employs delay ilar except that in FIGURE 3 ( d )  zero 
he storage medium. The unit may be considered 160 is inserted between the 15th and 16th “ones.” Also, 
to be a shift register whose length equals the number of the number of “zeroes” following the ones is only 1023. 
digits of delay and which shift at a rate of clock pulses Thus, it is seen that as a result of the first comparison be- 
supplied from the control circuit 145. One example of tween the contents of counters 18119 and 129 (i.e. the 
such a recirculating memory unit is the serial memory count fifteen) a zero is inserted after the 15th one. 
unit SM-30 manufactured by Computer Control Com- Let it be assumed that during a subsequent sampling 
pany, Inc. of Framingham, Massachusetts. Continuous second, the Count accumulated in Counter 105 is twenty. 
storage is achieved by feeding the output back to the in- ?-‘hen from the foregoing, it should be appreciated that a t  
put and recirculating the stored data. Infomation may the end of the period, counter 105 Will be reset and Will 
be entered into the memory unit or removed therefrom 16 transfer the count twenty to hold counter 11119. Since the 
during the interval that the output is fed back to the input. 3 ( d )  continuous*y recir- 
In reducing the invention to practice in conjunction with culate% supplying the ‘‘One’’ pulses to counter 12% after 
the foregoing example (Le. 1024 samples with a maximum 
of 256 psrticles per second), a recirculating memory unit count (twenty) will be the Same in both counters 
of $280 bits is used which is operated at a frequency of 1 2o llf5* 130 then energize contra 
megacycle (mc.) so that the entire memory can be read 
6 
unit 
the 20th “One,” as diagrammed in 
to store a zero designated by 162 in 
oiit in less than 1.3 milliseconds (ms.). As is appreciated 
by those familiar with the art, each binary bit stored in 
the computer may be read out as a D~ level which in& 
cafes whether the stored bit is a binary c ‘ ~ ~ ~ * *  or u ~ ~ ~ ~ . ~ ~  
These levels are then supplied to the 
I.JRE 3(f)  after the 20th “one*” 
The operation of the system in the sample mode, as 
herebefore described, continues for 1024 seconds. The 
number of particles counted in each second is recorded 
memory 25 by storing a zero in unit 14% after a number of ones which 
control circuit 145 wherein, as described hereafter, the at the end 
levels are used to control the production of pulses which of 1024 seconds, the distrib tion of the zeroes and Ones 
are related to the levels. Thus, the level of each bit is stored in the imnory  unit 1 fJ is as diagran1me-J in FIG- 
convertible into a related pulse which can be regarded as 30 URE 3 ( h )  which & be explained in connection 
a and with the histogram of FIGURE 1. As seen from FIGURE 
zeroes be to the memory stage to be stored 1, the minimum number of particles counted per second 
in the unit 148. is nine and this number was only observed during a single period. m i s  is indicated in FIGURE 3 ( h )  wherein the 
to sampling the number of particles received duriplg each first zero (lo) is shown stored after the 9th one. No 
sampling second, the memory stage is controlled to store 36 are stored after the 10th one. However, two zeroes 
in unit 148, 256 ones and 1024 zeroes. The output are stored after the 11th one indicating that out of the 
which are produced by recirculating the memory tin 1024 sampling periods, eleven particles were counted dur- 
are diagrammed in FIGURE 3(a)  to  which refere ing two of the periods. The rest of the zeroes are similarly 
made herein. The levels are designated by c61,9 and 4‘o.3. distributed among the ones in such a manner that the num- 
The numerals  on top of level ..l,l represent the relative 40 ber of Ones from the beginning of the memory unit which 
positions of “ones” in the memory unit While the numeral precede number of a given particles zero counted or group duIing of One zeroes or represents observa- the
below the “1” level corresponds to zeroes in the memory tion periods. m i t .  As seen, all the 256 “ones” are successively stored, of the teachings of the followed by the 1024 zeroes. 
As previously stated, during the sample mode, after a 45 Present invention, it should thus be appreciated that 1024 
numbers or words, each of a maximum count of 256, i.e. 
ored bits, in whereas a r circulating prior art serial systems memow require of 
capacity of 8192 bits. Also, the novel 
herein provide a system whereby data 
ts such as received particles observed &r- 
f Observations, can be conveniently stored 
memory unit without resort to expensive 
therein to an address counter 12 arithmetic units and complex programs needed in prior 
to hold counter llt0 through a 
From FIGURE 3 ( a ) ,  i t  should be appreciated that as the Referring again to FIGURE 2, there is shown a Sam- 
memory unit 148 is recirculating, pulses corresponding to Piing Period counter 135 which is stepped at the end of 
“ones” will be supplied to counter 129, 80 that when the each sampling period (second) by the pulse from the 
count therein equals the Count in Counter 110, i.e. fifteen, control stage 150 which also resets c a n t e r  BOS. The 
a signal from comparator 130 is supplied to the control 80 sampling Period counter 835 is a 10-bit unit so that at 
circuit 145. The levels related to the output of the mem- the end of 1024 seconds, it actuates the control stage to 
Ory unit 148 after 15 “one” bits have been read cput are indicate the completion 0 mode. In response 
stage 150 switches dingrmmed in FIGURE 3 ( b ) .  The signal from cornpara- to  the signal from counte 
tor 130 actuates the control circuit to store a zero after the system to a readout 
the 15th “one.” The zero is designated by numeral 160 05 only readout stage 12e) and memory 
in FIGURE 3(c). gized. The stase 1ZO includes mot 
From the last referred to figure, it is Seen than when rounter 370 which is connected to receive the zero pulses 
the zero 160 is, stored after the 15th “one,” the memory produced by control circuit 14% the memory unit is 
unit $48 actLlaliy stores 256 “ones” and 1025 “ZerOeS.” recirculating- m.Inter 1 unts the number of 
1024 of the zeroes are betwecn the 256th “one” and the 70 Periods (1024h thus P jng a similar fnnc- 
first “one” and the 1025th zero (100) is stored after the tion to that of COunter 335, which counts the number of 
15th “one.” The atlditional storage capacity of one bit is the SanlPling periods during the mode. Similarly, 
providcd by cornplcting the circulating of the memory an Output C is connected to con- 
unit 148 as diagrammed in FIGURE 3 ( c )  through an trol circuit “one” pulses therefrom. 
additional one bit delay stage until the first zero stored T6 The readou Iudes a quantile detector 
the number of counted particles. 
pulse or a L‘zerot* pulse. Alternately, 
accordan,-- with the teachings disclosed herein, prior 
From the foregoing 
148 and supply pulses corresp 
I 
J d  
unit IS0 which, together 
to a coincidence comparator 185. 
As prakiously dcfined, a quantile is a number Q repre- 
senting a count of Q particles per second such that loop 
percent of the number of observations contained Q or less 5 
particles. 
The groups of second for which quantiles are to  be 
derived for the example described herein are rl=69, 
r2=298, r3=726 and r4=955. These values are intro- 
duced in the unit 180 which is preset tu energize the 
comparator therewith so that when the count in counter 
8 equals any one of them, the comparator 885 actuates 
e counter 1-75 to transfer the count thereof to a transfer 
stage 190, from which the count is supplied to  a trans- 
During the readout or quantile mode, the memory stage 
140 recirculates the memory unit 148 one complete cycle, 
during which zero pulses which represent sampling 
periods are supp!ied to  counter 190, while one pulses 
representing counted partic!es per second are supplied to 20 
output counter 145. From FIGURE 3 ( h ) ,  it should be 
appreciated that at some point during the circulation 
period, the count in sampling counter 2-78 ,would reach 
41 (designated by numeral 410 in FIGURE 3 ( h ) )  while 
the count in output counter at that instant is only 16. 25 
During the next clock cycle, the count in output counter 
175 would increase to 17. Then the zeroes stored after 
the 17th one will be supplied to  sampling counter 878 
until the count therein will equal 69 as indicated by line 
Q1 in FIGURE 3 ( h ) .  At such time, the coincident com- 30 
parator will actuate the output counter I75 to supply 
the count therein, i.e. seventeen to stage 190. Th, the 
first quaniile having a value seventeen is derived. 
’The memory unit 148 continues to circulate, and count- 
ers 170 and 175 continue to coun es” and “ones” 35 
respectively until the count in co reaches 298 as 
indicated by line Qz. Then coun which a wunt 
cf twenty is stored is energized to  transfer the 
count to stage 190, the latter co 
ond quantile. The third and fourth quantiles having 40 
va!ues of 22 and 26 respectively are similarly derived 
when the count in counter I70 reaches 726 and 955. 
From ihe foregoing description, it should thus be ap- 
preciated that in accordance with the novel teachings of 
the invention, only counters and comparing circuits are 45 
needed to store the number of events observed during 
each of a plurality of sampling periods in a serial memory 
unit. In the foregoing example, 1024 numbers each with 
u maximum value of 256 (Le. 8-bits) are shown to be 
storable in a circulating memory unit of only 1280 mem- 50 
ory tits whereas conventional storage techniques would 
have required 81Y2 bits. In addition, the data stored in 
the circulating memory unit can be convehiently read out 
in a very simple manner to produce the desired quantiles 
The ability to derive from the stored data a few quaq- 
tiles from which the desired histogram or other statistical 
data may be derived is particularly desirable when the 
5yqte.m is included in a space vehicle, since the ruse of 
qilantiles Rreiltly reduces the amount of data, which has 00 
to he tr:inwiitted 10 the erountl. Thus, the 8yystcm for 
deriving qtttintiloa w n  be thotight of RFI a data eomprer- 
sion syhtcni since it greatly reduces the amauht of data 
to be franvmitted without aiibstantinlly affecting tho in- 
formation which may be derived therefrom as compared ofii 
with the information which would have been derived had 
all the data (1024 %bit words) been transmitted. 
Attention is now called to FIGURE 4 which is a block 
diagram of the memory stage 148 including the memo 
control circuit 145 and the circulating memory unit 1 
In order to best explain the memory stage, let it be as- 
sumed that 256 conqecutive ones and 1024 consecutive 
7eroes are stored in the nieinory unit 148 as diagrammed 
in F ICURE ? ( ( I ) .  Thereafter, ;I sample mode signal is 
supplied to And gate 201 of  the control circuit $48. One 75 
niission channel (not shown). 15 
without needing complex arithmetic circuitry. 55 
22 
And gate 251 input is also onnected to the set output 
line of a flip-flop (FF) 202 which has its reset input con- 
nected to the output of the And gate 201 a n i  a set input 
to line 283 (FIGURE 2)  from the control 
The latter line is used to reset counter 105 
stage 1115 to transfer the count of 105 to coun- 
as herebefore described. 
e circulating memory unit 8 has its output con- 
nected to its input through an A gate 204 and Or gate 
200, or through a flip-flop 288 and another And gate 212. 
The other inputs to gates 204 and 2x2 are the output of 
an inverter 214 whose input as well as the set input of a 
flip-flop 286 are connected to the output of gate 201. Also, 
an input of gate 204 is connected to the reset output of 
while gate 212 has an input connected to the 
set output thereof. In addition, gates 204 and 212 have 
an input line 224 which inhibits the gates when zeroes are 
to be preloaded in the unit 148, while a line 226 provides 
pulses to active Or gate 206 when ones are to be preload- 
During the initial phase of the sample mode, FF202 
is in its reset state, and an “ON” level is provided in line 
. As long as And gate 201 is deactivated, inverter 21 
activates And gate 204 so that the output of the unit 948 
h line %3@ back to its input through gates 
Then, after the completion of a sampling 
period, flip-flop 202 i s  set. All this time the memory unit 
I48 has been circulating, providing counter B25 with 
“one” pulses which are supplled as the output of an And 
gate 232, having one input connected to the “one” ou.- 
put level of the unit 148 and the other to a clock source 
235. Whea the count of ’ in counter $25 equals 
a coincidence signal is 
01. As a result, gate 201 
verter to inhibit gates 204 and 
282, as well as prepare flip-flop 216 to be set during the 
next clock pulse. Consequently, a zero is stored in the 
memory unit 848 and the bit that would otherwise have 
been stored, enters flip-flop 208. Then, during the iext 
clock cycle, two things occur. FF2BZ is reset, thus de- 
hich in turn activates iiive 
d 232. Coincidently, FF21 
so that of the two (204 
112 remains enabled. The data to the in- 
ow being routed through FF208 and 
is FF208 which provides the extra one 
bit storage capacity, herebefore referred to in conjunction 
with FIGURE 3 ( c ) .  
bit, the bit being removed is the zero bit following the 
laat “one.” This is diagrarnmatlcally represented in FIG- 
URE 3 ( d )  where the first 7er0 tollowin8 the laRt “one” 
after ones a r c )  (160) hua been Inserted nmong the “onc9” 
ir~ d ~ ~ i ~ n ~ ~ d  by z0 rat 
inserts the zero after the 
nit 148 recirculates through gate 204 or 
and gate 212. And, flip-flop 202, which 
is reset when gate 209 is activated, assures that only one 
zero (such as  I65 in FIGURE 3 ( d ) )  is inserted for each 
sampling period. 
The memory unit 148 continues to recirculate and the 
input stsge 1010 continues to sample the pvtirlcs received 
during each sampling period so that for each pcr’iotl ;t 
zero (such as 160 or I62 in FIGURE ’3(j:)) inay he in- 
proper number of one 
f 
serted after the proper number of ones. Then at the end each observation period. Thus, it is desirable to be able 
of 1024 periods, sampling counter 135, which is a 10-bit to vary the length of the observation period as a function 
counter, supplies via a line 241 a full scale (FS) pulse of the number of particles received. If during each of 
to stage 150 indicating the completion of the sample predetermined number of observation periods, the count 
mode. Thereafter the stage 150 provides a readout or 6 exceeds 256, it is desired to shorten the len1:th of the ob- 
servation period and if the maximum count observed 
during any of the observation periods is only a fraction 
of the maximum count of 256, such as 128, then it is de- 
sired to lengthen the observation period. 
The circuitry necessary to control the length of the 
observation period as a function of particles received 
forms a part of control stage I§@ and is diagrammatically 
shown in FIGURE 6 to which reference is made herein. 
The circuitry includes an oscillator 26% connected to a 
As previously explained, the major function of the con- 16 frequency divider network 262 which is controlled by the 
trol stage 150 is to control the system to operate during output of a reversible counter 264. Initially, the counter 
1024 sampling periods in the sampling mode, as well as 264 has adjusted control network 262 so that a signal i 5  
during the readout mode during which the quantiles are supplied once each second to stage 115 and input counter 
derived. Also the stage 150 controls the storing of SUC- 205 of input stage 180. Thus, the length of each observa- 
cescive zeroes and ones in the memory unit prior to re- 20 tion period is one second. If during the sample mode, 
cording the data sampled during a succeeding set of ob- the counter in coanter 105 reaches full scale, namely, at 
servation periods. One embodiment of the control stage least 256 particles are received, then a full scale signal 
150 is diagfammed in FIGURE 5 to which reference is is supplied to a counter 266 shown to be of 4-bits. The 
made herein. The stage 150 comprises a 2-bit counter and full scale output of counter $66 is connected to  the re- 
decodt-r 250 which produces any one of four successively 26 versible counter 264. 
generated mode signals designated as SAMPLE MODE, The signal from counter 109 steps counter 266 so that 
RFADOUT MODE, STORE “0” MODE, and STORE “1” if during each of 16 of the 1024 observation periods, the 
MODE. Four And gates, designated by numerals 2.58 number of received particles is at least 256, counter 266 
through 254, are connected through an Or  gate 255 to the reaches full scale. Consequently, the reversible counter is 
input of 250 so that when any one of the And gates is 30 energized to step down or shorten the length of each ob- 
activated, it steps the counter 250 to produce a mode signal servation period. This is accomplished by reducing (via 
of the next succcssive mode. For example, when the system network 262) the time between successive signals which 
is in the sample mode, the counters of input stage 100 are supplied to reset counter $05 to cause stage $15 
are activated. Similarly, a sample mode signal is supplied transfer the count from counter 10.5 to hold counter 1 
to one of the inputs of And gate 20% (FIGURE 4). Then 36 The output of counter 266 may also be used to  resvt 
at the end of the sample mode as indicated by the full various stages in order to start a new sample mode apera- 
scale (FS) pulse from counter 135 (FIGURE 2) ,  And tion of 1024 periods each one being of a shortened 
gate 251 is activated, stepping counter 250 to switch the length. 
system to the readout or quantile mode. The system of the present invention may further in- 
The end of the readout mode is sensed when the count 40 dude a Nand gate 248 which is connected to step up the 
in counter 170 reaches 1024, Le. full scale. A full scale sig- reversible counter 264 only in the absence of an activat- 
nal from this counter activates gate 252 which again steps ing signal on one of its input lines. One input line is con- 
counter 250 to witch the system to a store 5 mode. During nected to the full scale output line of sampling counter 
this mode, 1024 arc successively stored by inhibiting (via I48 of readout stage 128, another is connected to a se- 
line 224) gate 204 during 1024 clock periods. At the end 45 lected bit in output counter 175, such as for example the 
of the 1024 periods, which may be sensed by a full scale seventh bit thereof, and the third to a readout mode sig- 
signal from 10-bit counter 170, gate 253 causes counter nal. At the end of the readout mode, the count in counter 
250 to step once more and switch the system to a store I 75 reaches full scale since this counter counts the 1024 
mode. During the latter mode 256 successive ones are zeroes in the memory unit 148 (FIGURE 2), so that a 
stored by activating Or gate 205 (FIGURE 4 )  via line 50 full scale signal is supplied therefrom to gate 268. If 
226 during 256 successive clock periods. At the end of however at the same time the count in counter 175 has 
the 256 successive periods, which may be detected by a not reached 128, namely during none of the 1024 ob- 
full sca!e puke from %bit counter 125, gate 254 is acti- servation periods were 128 or more particles received, 
vated resetting the 2-bit counler 250 to control the system the absence of an activating signal from counter 175 
to operate in the sample mode once more. 85 would energize gate 268 to step up counter 264. As a re- 
The control stage 150 in addition to the 2-bit counter sult, the network 262 is energized to lengthen the interval 
and decoder 250 (FIGURE 5) and the various gates asso- between signals supplied to counter 105 and stage 115. 
cia fed therewith, may further include addkional conven- Thus, by stepping up counter 244, each observation pe- 
tional gating circuits to control the various circuits of riod is lengthened. 
stages 108 and 120 to operate only in the sample mode 60 From the foregoing, it is thus seen that the circuit 
and readout mode respectively. This may be easily ac- (F l6URE 6) incorporated in the control stage 150 pro 
coniplished hy wing the sample mode output of counter vides automatic control of the duration of the observa- 
250 to activate the circuit? of stage 100 and the readout tion period as a function of the number of particles re- 
mode output to activate the circuits of stage 120. In order ceived. If the number of particles received during each 
to simplify FIGURE 2, the sample mode and readout 06 of a predetermined number of periods (such as 16) of 
mode outputs of counter 250 are diagrammatically con- the 1024 periods exceeds 256, the observation period is 
nected to stage 100 and 120 respectively. shortened. On the other hand, the period is lengthened if 
In the foregoing explanation, it has been assumed that during none of the previous 1024 periods does the count 
the length of each sampling peiiod is fixed at one second of particles received equal or exceed a minimum value, 
and that the maximum number of the events such as re- 70 such as 128. 
ceived particles which may he observed during such period Herebefore, the teachings of the invention have been 
is 256. Situations may arise, however, during which the described in conjunction with a system for producing 
number of pnrtiLles reccivcd dui ing each period may ex- quantiles by receiving, storing, and subsequently reading 
cced the maximum of 256. On the other hand, in some out the number of particles received during each of 1024 
cases, only very few particles may be received during 75 periods. However, the system is not limited thereto. Wef- 
~ , ~ ~ ~ , ~ ~ 2  
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ing signals to said control means to distribute said 
second bits among said first bits as a function of the 
number of events observed during each period; and 
control means responsive to said means for sensing for 
storing said X second bits among said Y first bits, 
whereby the number of first bits preceding a second 
bit represents the number ot events observed during 
one of said X periods. 
3. The system of claim 2 wherein said sensing means 
include first counting means for counting the number of 
events observed at one period of saih X periods; 
11 
erence is again made to counter$ 196 and 175 of the 
readout stage 120. It should be recalled that during the 
readout mode at any given instant, the count in cmnter 
170 represents a number of observation periods and the 
coont in counter 195 represents the maximum number g 
of pnrticles received during such a number of periods. 
Thus, as shown in FIGURE 7, to which reference is 
made herein, the two counters may be connected to digi- 
tal-to-nnalog converters 292 and 273, thc analog output 
of which is directly supplied to a display device such 
as an oscilloscope 274, which would automatically pro- 
vide a visually displayed curve 375 on a display surface second counting means; 
276. Curve 275 is in essence the distribution function 01 transfer means; 
the integral of the histogram of FIGURE 1. means for energizing said transfer means to transfer 
Instead of displaying the distribution function repre- 15 the count from said first counting means to said 8ec- 
scnted by curve 295, the actual histogram may be direct- ond counting means at the end of said one period, 
ly displayed by resetting counter 170 (FIGURE 7) for said means further include means for resetting said 
each one received by counter 275 so that counter 270 first counting means at  the end of said one period to 
counts the number of “zeroes” following each of the ones count the number of events during a subsequent 
stored in the memory unit 148. Irrespective however of 20 period; 
the characteristics of the displayed data, it can be di- means for circulating said serial delay means to pro- 
rectly photogrzphed from the display surface 276 for vide signals indicative of the Y consecutive first bits 
future analysis. Also, it may be viewed by an operator and X consecutive second bits stored therein; 
to determine whether a system which produces the data third counting means for counting the signals indica- 
operates within predetermined probability limits. Thus, 25 tive of said first bits; and 
the displayed data could be used for system monitoring comparing means for providing said control means with 
and control. a comparison sigxal when the count in said second 
Accordingly, there has been shown and described here- and third counting means is substantially equal. 
inbefore a novel system for recording and reading out $. The system of claim 3 wherein said means for re- 
data related to the number of events (such as particles) 30 setting include means for varying the lengths of said X 
observed during each of a plurality of periods. The data periods as a function of the number of events observed 
may be directly used to provide quantiles from which during each of said X periods. 
de i red statistical information may be derived. Also, thz 5. The system of claim 3 wherein said means for re- 
data may be visually displayed for analysis and control. setting further include means for shortening the lengths 
It should be appreciated that those familiar with the art 35 of said X periods when the number of events observed 
may make modifications in the arrangements as shown during each of a predetermined number of said X periods 
without departing from the true spirit of the invention. exceeds said maximum Y number. 
Therefore, all such modifications and equivalents are 6. The system of claim 2 further including readout 
deemed to fall within the scope of the invention as means coupled to said serial memory delay means for 
claimed in the appended claims. 40 counting the number of first bits preceding each of said 
What is claimed is: Y second bits to derive a predetermined number of 
1. A system for recording and reading out data re- quantiles, each qnantile representing the maximum num- 
lated to the number of events occurring during each of a ber of events observed in a predetermined number of said 
predetermined number of periods comprising: X periods. 
means for counting the number of events occurring 45 9. The system of claim 2 further including: 
during each of a predetermined number of periods; means for serially reading out the first and second bits 
serial memory means having a capacity of X mem- stored in said 2 memory bits and providing first bit 
ory bits, X being equal to the maximum number signals and second bit signals respectively related to 
of events which may occur in any of said periods the first bits and second bits; and 
plus the number of periods; first and second counting means for serially counting 
memory control means for controlling the stoiing of said first bit signals and said second bit signals re- 
either a first bit or a second bit in each of said X spectively, whereby at any instant the count in said 
memory bits; second counting means represents the number of 
means for storing the number of events occurring dur- periods during which a number of events equal to or 
ing each period in said serial memory means as a tjfi less than the count in said first counting means were 
first bit stored after a number of second bits equal- observed. 
ing said number of events counted during each pe- 1. The system of claim ’9 further including display 
riod; and means courled to said first and second counting means for 
rcndout me:ins coupled to said niemory control menns visually displaying a graph reprcccntativo of the relation- 
f o r  rrntling out cach of said firtit bits nnd the num- (10 ship of the number of cvcnta ohserved during each of mid 
t w  of wcoiid hits in  mid memory delay menns X periods rtnd the ncimber of periods during which the 
which prccctic e:tch of mid first hits, to provide dnta s:tme number of evetltB nut to cxcecd Y havc been ob- 
re.l:~tctl to the number of events occurhg during Berved. 
eilch of said predetermined number of periods. 9. A system for recording and reading out data com- 
2. A system for storing the number of events observed 05 prising multibit words each being received at the end OE 
during each of X periods, the maximum number of events another period in a predetcrmined sequence of X periods, 
observed during a period not to exceed Y comprising: each word not to exceed Y bits comprising: 
serial niemory means of Z memory bits capacity, where- circulating serial memory means of X+2Y memory 
in each of said memory bits comprises a first or a bits including means for storing either a first bit or 
second bit, Z being equal to X+Y; a second bit in each of said memory bits; 
means for storing in said serial memory delay means control means for storing a first bit in each of 2Y con- 
Y consecutive first bits and X consecutive second bits; secutive memory bits; 
means for sensinp the number cf events observed dur- inpgt means for receiving each of said multibit wottls 
ing each of 5aiJ X periods, said means for sensing and energizing said contiol means to store a secund 
include coun:ing and comparing means for supply- 75 bit in each of X memory bits, each second bit being 
30 
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stored in a memory bit foliowing a number of mem- 
ory bits in which first bits are stored equal in number 
to each received word; and 
output means for serially counting the first and second 
bits stored in said X+2Y memory bits in first and 
second counters respectively whereby the instantane- 
ous count in said first counter represents the maxi- 
mum value of multibit words received at  the end of 
a number of periods equal to the instantaneous count 
in said second counter. 
10. The system of claim 9 further including means in- 
cluding a display surface responsive to the instantaneous 
counts in said first and second counters for displaying on 
said display surface a two-dimensional curve relating the 
values of said multibit words and the number of periods 
at the end of which niultibit words of q u a l  number have 
been received. 
11. The system of claim 1 wherein said output means 
iurther include means for comparing the count in said 
second counter with any one of a plurality of fixed counts 
and for providing the instantaneous counts of said first 
counter when the instantaneous count of said second 
counter equals any one of said fixed counts. 
12. The system of claim 81 further including means 
for varying the length of each of said X periods as a fuinc- 
tion of the maximum and minimum values of said multi- 
bit words. 
13. A system for storing X serially received numbers 
in a serial circulating memory unit of X+Z bits, Z being 
the niaximum value of the number to be stored compris- 
ing: 
a serial circulating memory unit of X f Z  memory bits; 
1 
control means for storing first bie in each of Y con- 
secutive memory bits of said memory unit; 
input means for serially receiving each of said X num- 
bers: and 
means coupled to said control means for storing for 
each received number a second bit in a memory bit 
following a number of memory bits in which first 
bits equal to said received number are stored. 
ad. The system of claim 13 wherein said input means 
an input counter for counting each of said received 
numbers; 
means including a hold counter for transferring &e 
count of said input counter to said hold counter; 
means for counting the number of memory bits wherein 
a first bit is stored and comparing means for provid- 
ing a signal to said control means when the count 
in said hold counter and said means for counting 
is the same. 
5 
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